

情報電子工学科工学科 論文発表

| | |
|------|--|
| 題名 | Logical foundations of hierarchical model checking (Data Technologies and Applications, 52(4), pp. 539-563, Emerald Publishing, 2018) |
| 掲載雑誌 | Data Technologies and Applications, 52(4), pp. 539-563, Emerald Publishing, 2018. |
| 著者 | Norihiro Kamide |
| 概要 | <p>In this study, logics and translations for hierarchical model checking are developed based on linear-time temporal logic (LTL), computation-tree logic (CTL), and full computation-tree logic (CTL*). A sequential linear-time temporal logic (sLTL), a sequential computation-tree logic (sCTL), and a sequential full computation-tree logic (sCTL*), which can suitably represent hierarchical information and structures, are developed by extending LTL, CTL, and CTL*, respectively. Translations from sLTL, sCTL, and sCTL* into LTL, CTL, and CTL*, respectively, are defined, and theorems for embedding sLTL, sCTL, and sCTL* into LTL, CTL, and CTL*, respectively, are proved using these translations.</p> |